Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology
نویسندگان
چکیده
Latchup failure which occurred at only one output pin of a power controller IC product is investigated in this work. The special design requirement of the internal circuits causes the parasitic diode that is inherent between the n-well and p-substrate to be a triggering source of the latchup occurrence in this IC. The parasitic diode of the internal PMOS was easily turned on by an anomalous external signal to trigger the neighbor parasitic Silicon Controlled Rectifier (SCR) path which causes latchup event in the CMOS IC product. Some solutions to overcome this latchup failure have been also proposed in this paper. 2005 Elsevier Ltd. All rights reserved.
منابع مشابه
Anomalous latchup failure induced by on-chip ESD protection circuit in a high-voltage CMOS IC product
Latchup failure induced by electrostatic discharge (ESD) protection circuits occurred anomalously in a high-voltage IC product. Latchup issues existed at only three output pins, two of which belonged to the top and the other to the side. The layouts of top and bottom output pins are identical, and side output pins have another identical layouts. In our experiments it was found latchup of two to...
متن کاملLatchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits
A latchup current self-stop methodology and circuit design, which are used to prevent damage in the bulk CMOS integrated circuits due to latchup, are proposed in this paper. In a bulk CMOS chip, the core circuit blocks are always latchup sensitive due to a low holding voltage of the parasitic SCR path. The proposed latchup prevention methodology and circuit design can detect and stop the occurr...
متن کاملPrioritizing Potential Risks based on Failure Mode and Effects Analysis Using Data Envelopment Analysis: a case study
The need to establish power plants to supply the required electricity of the country has been rising due to increasing demand levels as well as the lack of governmental resources. Furthermore, the available traditional attitude in performing and conducting power plant projects has made government seek a modern attitude. This paper tries to use the topics that have been employed in automotive in...
متن کاملSimulation of SOI MOSFET using ATLAS
Silicon on insulator (SOI) CMOS offers performance gain over bulk CMOS mainly due to reduced parasitic capacitances and latchup. It is most promising technology when low cost low power and low voltage suppply is required. kink effect and self heating are two important points of concern in case of SOI MOSFET. In this paper we first briefly discuss the SOI technology, kink effect and lattice heat...
متن کاملFailure Mode and Effect Analysis Power Plant Boiler
The current electricity demand is increasing, and now the government has involved third parties in the implementation of electricity so that investors compete in building infrastructure in order to apply electricity. Thermal power is one source that has a fast break event point compared to other resources that more interested investors even with all forms of pollution caused. A form of heat pow...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Reliability
دوره 46 شماره
صفحات -
تاریخ انتشار 2006